I. Introduction
Delay and power dissipation have emerge e major concerns of designers. The gate delay on the capacitive load of the gate. The dominant term in power dissipation of CMOS circuits is the power required to charge or discharge the capacitance in the circuit. Thus by reducing capacitance we can decrease the circuit delay and power dissipation. Capacitance is in turn a function of logic cells being used in the design.
There is currently increased interest in nMOS pass transistor based cells because they appear to reduce the capacitance compared to their static CMOS counterparts. There are indeed recent reports [l] based on a full adder circuit comparison which show that nMOS pass transistor logic to be more efficient than CMOS complementary logic.
However some key questions remain unanswered. One of these questions is how the nMOS pass transistor based cell compares to the NAND-based cell or the CMOS complementary cell (also referred to custom CMOS in the sequel) in terms of its performance characteristics.
In this paper we use the pass transistor based cell Y1 in [l] to construct a basic three input cell: NMUX2 (a multiplexer followed by an inverter). Next we implement and compare 12 PNN-complete three-input functions which cover all possible boolean functions of less than three-inputs by doing the physical layout using the NMUX2 cell, using the three input NAND gate, and finally using CMOS complementary logic gate. Our results show that using the custom CMOS cells yields the best performance characteristics in terms of area, delayand power dissipation. The NMUXZbased design ranks second whereas the NAND3 based design is a distant third. This Fig.l(a) . The output inverters marked by a large dot in these cells are composed of five or three MOS transistors as shown in Fig.l(b) . It is seen that a feedback inverter and a pull up PMOS transistor, both consisting of minimum-size MOSFET's are included in the left configuration to avoid DC leakage current in the CMOS inverter. If the configuration with five transistors is used, the timing of the feed back signal is stable no matter how large the load capacitance is. However, when the design process is such that the designer can ensure that the load capacitance of a cell remains within an allowable range, the right configuration in Fig.l(b) with three transistors may be used.
We chose cell Y1 in Fig.l of the output inverters in Y , cell is shown in Fig.l(b) . The load capacitance for the purpose of delay calculation. This the pass-transistor based NAND has more times), larger area (1.75 times), and high ). However, its power dissipation is better than ex ly 1.05 times worse). In fact, we should compare the three-input CMOS NAND gate of Fig.2(a) with the three-input pass-transistor based NMUX cell of Fig.2(b) . This is because these two gates are the building blocks of the circuits designed using "-based logic and pass transistor based logic. It should be c cells in Fig. latter cells because Fig.3(a) and Fig.Z(a) have comparable power dissipation, but Fig.2(b) clearly has lower power dissipation than Fig.3(a) . In the following discussi be conservative and assume that both Fig.2(b) have comparable area, dissipation. Fig.3 and Table 4 . (The trivial Minimum realizations by using inverters and NMUX gates for the 12 non-trivial PNN-complete functions (one Erom each class) are tabulated in Table 2. (n,) for all devices Table 2 , it can be seen that if we use the NMUX2 and inverter in design, we will save an average of 38% cells and 73% inverters. There will also be a 55% reduction in the onnections and a 28% reduction in the number
We take the full adder as a practical design example to compare both cells. The sum and the carry-out outputs are functions (150) and (232) respectively:
The corresponding design with NMUX2 is shown in Fig.4(a) , where only three cells and two inverters are used. However, the S output alone needs six 3-input NAND gates, as shown in Fig.4(b) .
-- and use the HP-CMOS14B process parameters for extraction. The HP-CMOS14B Level-39 E T models were used for HSPICE [4] simulations. The load capacitance for each of the circuits was set to 100 for circuit delay characterization. Worst case delay measurements were made for each function implemented using Y 1-cells, NAND gates and custom CMOS cells by analyzing the cell structure and finding the slowest input to output path change. We used the same input vectors to calculate the power dissipation for each design. A software program was used to calculate the energy used by each circuit for a time period of 100 ns during which time the output switched exactly twice between different voltage levels. The program calculates a discrete version of the W . d t integral when given the supply current at intervals of Ins for 100 ns. The results are shown in Table 5 .
IV. DISCUSSION
The tabulated results shown above indicate that layout using CMOS complementary cells (column 3) yields the best performance characteristics in terms of delay, power dissipation and area. This characterization was done to set a reference point which pass transistor logic would have to improve upon to be viable for use in the future. If the cells were only mapped to NAND cells, then the Y1-cell pass transistor implementation would be superior for the 12 PNN -complete functions. This is however not a common practice.
The purpose of this paper was to investigate the viability of Y 1-cell pass transistor logic to synthesize circuits as opposed to 3-input NAND gates and custom CMOS cells. From the above table, it can be seen that the Y1-cell implementation yields lower areas for a given delay when compared to NAND gate implementation. However Y 1-cell based implementations compared with custom layout implementations tend to be inferior. It can be seen that the Y1-cell implementation yields circuits of smaller areas than the NAND gate implementation in 10 out of the 12 cases, but when compared to custom layout, they are larger in 12 out of 12 cases. As for energy consumption under the same input vector sequence, the Y1-cell implementation yields better results in only 5 cases when compared to NAND cells and compared to custom CMOS cells Thus in terms of power dissipation the results are somewhat uncertain.
In summary, the Y1-cell implementation seems to yield better results for delay and area measurements when compared with NAND gate based implementation but is inferior to CMOS complementary cells. Our conclusion is however based on the premise that the same synthesis and mapping technology is used for both standard cell based design and pass transistor based designs. If the synthesis and mapping scripts are changed it is possible that pass transistor logic style would be a better choice than standard cell logic. Our paper does neither support nor reject this possibility. Furthermore we assumed that the ASIC library is PNN complete with respect to all 2 and three input functions. 
